Function-based ATPG for Path Delay Faults using the Launch-Off-Capture Scan Architecture

Edward Flanigan, Rajsekhar Adapa, Hailong Cui, Michael Laisne, Spyros Tragoudas, Tsvetomir Petrov. Function-based ATPG for Path Delay Faults using the Launch-Off-Capture Scan Architecture. In 20th International Conference on VLSI Design (VLSI Design 2007), Sixth International Conference on Embedded Systems (ICES 2007), 6-10 January 2007, Bangalore, India. pages 805-812, IEEE Computer Society, 2007. [doi]

Authors

Edward Flanigan

This author has not been identified. Look up 'Edward Flanigan' in Google

Rajsekhar Adapa

This author has not been identified. Look up 'Rajsekhar Adapa' in Google

Hailong Cui

This author has not been identified. Look up 'Hailong Cui' in Google

Michael Laisne

This author has not been identified. Look up 'Michael Laisne' in Google

Spyros Tragoudas

This author has not been identified. Look up 'Spyros Tragoudas' in Google

Tsvetomir Petrov

This author has not been identified. Look up 'Tsvetomir Petrov' in Google