The following publications are possibly variants of this publication:
- A Novel Method for FPGA Test Based on Partial Reconfiguration and Sorting Algorithm (Abstract Only)Xianjian Zheng, Fan Zhang, Lei Chen, Zhiping Wen, Yuanfu Zhao, Xuewu Li. fpga 2015: 269 [doi]
- A novel multithread routing method for FPGAs (abstract only)Chun Zhu, Qiuli Li, Jian Wang, Jinmei Lai. fpga 2013: 269 [doi]
- A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only)Junbin Wang, Leibo Liu, Jianfeng Zhu, Shouyi Yin, Shaojun Wei. fpga 2015: 270 [doi]
- Testing FPGA Local Interconnects Based on Repeatable Configuration Modules (Abstract Only)Zhen Yang, Jian Wang, Meng Yang, Jinmei Lai. fpga 2016: 280 [doi]
- Novel FPGA clock network with low latency and skew (abstract only)Lei Li, Jian Wang, Jinmei Lai. fpga 2014: 252 [doi]