Daisuke Fujimoto, Yuichi Hayashi. Current consumption model for more efficient side-channel tolerant design at FPGA design stage. In Yuichi Nakamura 0002, Yu Wang 0002, editors, Proceedings of the 30th Asia and South Pacific Design Automation Conference, ASPDAC 2025, Tokyo, Japan, January 20-23, 2025. pages 1270-1274, ACM, 2025. [doi]
Abstract is missing.