An 8.4ns Column-Access 1.3Gb/s/pin DDR3 SDRAM with an 8: 4 Multiplexed Data-Transfer Scheme - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Hiroki Fujisawa, Shuichi Kubouchi, Koji Kuroki, Naohisa Nishioka, Yoshiro Riho, Hiromasa Noda, Isamu Fujii, Hideyuki Yoko, Ryuuji Takishita, Takahiro Ito, Hitoshi Tanaka, Masayuki Nakamura. An 8.4ns Column-Access 1.3Gb/s/pin DDR3 SDRAM with an 8: 4 Multiplexed Data-Transfer Scheme. In 2006 IEEE International Solid State Circuits Conference, ISSCC 2006, Digest of Technical Papers, an Francisco, CA, USA, February 6-9, 2006. pages 557-566, IEEE, 2006. [doi]

This author has not been identified. Look up 'Hiroki Fujisawa' in GoogleThis author has not been identified. Look up 'Shuichi Kubouchi' in GoogleThis author has not been identified. Look up 'Koji Kuroki' in GoogleThis author has not been identified. Look up 'Naohisa Nishioka' in GoogleThis author has not been identified. Look up 'Yoshiro Riho' in GoogleThis author has not been identified. Look up 'Hiromasa Noda' in GoogleThis author has not been identified. Look up 'Isamu Fujii' in GoogleThis author has not been identified. Look up 'Hideyuki Yoko' in GoogleThis author has not been identified. Look up 'Ryuuji Takishita' in GoogleThis author has not been identified. Look up 'Takahiro Ito' in GoogleThis author has not been identified. Look up 'Hitoshi Tanaka' in GoogleThis author has not been identified. Look up 'Masayuki Nakamura' in Google

runs on WebDSL