J. Galiay, Yves Crouzet, M. Vergniault. Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability. IEEE Transactions on Computers, 29(6):527-531, 1980.
No references recorded for this publication.
No citations of this publication recorded.