Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability

J. Galiay, Yves Crouzet, M. Vergniault. Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability. IEEE Transactions on Computers, 29(6):527-531, 1980.

Abstract

Abstract is missing.