Generalized buffering of PTL logic stages using Boolean division

Rajesh Garg, Sunil P. Khatri. Generalized buffering of PTL logic stages using Boolean division. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

Abstract

Abstract is missing.