The following publications are possibly variants of this publication:
- A Sub-2 W 39.8-44.6 Gb/s Transmitter and Receiver Chipset With SFI-5.2 Interface in 40 nm CMOSBharath Raghavan, Delong Cui, Ullas Singh, Hassan Maarefi, Deyi Pi, Anand Vasani, Zhi Chao Huang, Burak Çatli, Afshin Momtaz, Jun Cao. jssc, 48(12):3219-3228, 2013. [doi]
- A 80 mW 40 Gb/s Transmitter With Automatic Serializing Time Window Search and 2-tap Pre-Emphasis in 65 nm CMOS TechnologyKe Huang, Ziqiang Wang, Xuqiang Zheng, Chun Zhang, Zhihua Wang. tcas, 62-I(5):1441-1450, 2015. [doi]
- A Programmable Pre-emphasis Transmitter for SerDes in 40 nm CMOSHongbing Tan, Haiyan Chen, Sheng Liu, Xikun Ma, Yaqing Chi. nccet 2018: 35-44 [doi]
- A 25 Gb/s 1.13 pJ/b -10.8 dBm Input Sensitivity Optical Receiver in 40 nm CMOSShih Hao Huang, Wei-Zen Chen. jssc, 52(3):747-756, 2017. [doi]
- An 80 mW 40 Gb/s 7-Tap T/2-Spaced Feed-Forward Equalizer in 65 nm CMOSAfshin Momtaz, Michael M. Green. jssc, 45(3):629-639, 2010. [doi]