Testable Design of Reversible Circuits Using Parity Preserving Gates

Hari Mohan Gaur, Ashutosh Kumar Singh, Umesh Ghanekar. Testable Design of Reversible Circuits Using Parity Preserving Gates. IEEE Design & Test of Computers, 35(4):56-64, 2018. [doi]

Abstract

Abstract is missing.