Design of Reversible Arithmetic Logic Unit with Built-In Testability

Hari Mohan Gaur, Ashutosh Kumar Singh, Umesh Ghanekar. Design of Reversible Arithmetic Logic Unit with Built-In Testability. IEEE Design & Test of Computers, 36(5):54-61, 2019. [doi]

Abstract

Abstract is missing.