A vector coprocessor architecture for embedded systems

Yi Ge, Yoshimasa Takebe, Masahiko Toichi, Makoto Mouri, Makiko Ito, Yoshio Hirose, Hiromasa Takahashi. A vector coprocessor architecture for embedded systems. In International SoC Design Conference, ISOCC 2011, Jeju, South Korea, November 17-18, 2011. pages 195-198, IEEE, 2011. [doi]

Authors

Yi Ge

This author has not been identified. Look up 'Yi Ge' in Google

Yoshimasa Takebe

This author has not been identified. Look up 'Yoshimasa Takebe' in Google

Masahiko Toichi

This author has not been identified. Look up 'Masahiko Toichi' in Google

Makoto Mouri

This author has not been identified. Look up 'Makoto Mouri' in Google

Makiko Ito

This author has not been identified. Look up 'Makiko Ito' in Google

Yoshio Hirose

This author has not been identified. Look up 'Yoshio Hirose' in Google

Hiromasa Takahashi

This author has not been identified. Look up 'Hiromasa Takahashi' in Google