A vector coprocessor architecture for embedded systems

Yi Ge, Yoshimasa Takebe, Masahiko Toichi, Makoto Mouri, Makiko Ito, Yoshio Hirose, Hiromasa Takahashi. A vector coprocessor architecture for embedded systems. In International SoC Design Conference, ISOCC 2011, Jeju, South Korea, November 17-18, 2011. pages 195-198, IEEE, 2011. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.