Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique

S. Geetha, P. Amritvalli. Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique. J. Electronic Testing, 35(3):383-400, 2019. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: