Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique

S. Geetha, P. Amritvalli. Design of High Speed Error Tolerant Adder Using Gate Diffusion Input Technique. J. Electronic Testing, 35(3):383-400, 2019. [doi]

Abstract

Abstract is missing.