Fault modeling and testing of through silicon via interconnections

Vasileios Gerakis, Leonidas Katselas, Alkis A. Hatzopoulos. Fault modeling and testing of through silicon via interconnections. In 21st IEEE International On-Line Testing Symposium, IOLTS 2015, Halkidiki, Greece, July 6-8, 2015. pages 30-31, IEEE, 2015. [doi]

Authors

Vasileios Gerakis

This author has not been identified. Look up 'Vasileios Gerakis' in Google

Leonidas Katselas

This author has not been identified. Look up 'Leonidas Katselas' in Google

Alkis A. Hatzopoulos

This author has not been identified. Look up 'Alkis A. Hatzopoulos' in Google