A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Gianfranco Gerosa, Mike Alexander, Jose Alvarez, Cody Croxton, Michael D'Addeo, A. Richard Kennedy, Carmine Nicoletta, James P. Nissen, Ross Philip, Paul Reed, Hector Sanchez, Scott A. Taylor, Brad Burgess. A 250-MHz 5-W PowerPC microprocessor with on-chip L2 cache controller. J. Solid-State Circuits, 32(11):1635-1649, 1997. [doi]

This author has not been identified. Look up 'Gianfranco Gerosa' in GoogleThis author has not been identified. Look up 'Mike Alexander' in GoogleThis author has not been identified. Look up 'Jose Alvarez' in GoogleThis author has not been identified. Look up 'Cody Croxton' in GoogleThis author has not been identified. Look up 'Michael D'Addeo' in GoogleThis author has not been identified. Look up 'A. Richard Kennedy' in GoogleThis author has not been identified. Look up 'Carmine Nicoletta' in GoogleThis author has not been identified. Look up 'James P. Nissen' in GoogleThis author has not been identified. Look up 'Ross Philip' in GoogleThis author has not been identified. Look up 'Paul Reed' in GoogleThis author has not been identified. Look up 'Hector Sanchez' in GoogleThis author has not been identified. Look up 'Scott A. Taylor' in GoogleThis author has not been identified. Look up 'Brad Burgess' in Google

runs on WebDSL