A parallel 32×32 time-to-digital converter array fabricated in a 130 nm imaging CMOS technology

Marek Gersbach, Y. Maruyama, E. Labonne, J. Richardson, R. Walker, L. Grant, R. Henderson, Fausto Borghetti, David Stoppa, Edoardo Charbon. A parallel 32×32 time-to-digital converter array fabricated in a 130 nm imaging CMOS technology. In 35th European Solid-State Circuits Conference, ESSCIRC 2009, Athens, Greece, 14-18 September 2009. pages 196-199, IEEE, 2009. [doi]

Authors

Marek Gersbach

This author has not been identified. Look up 'Marek Gersbach' in Google

Y. Maruyama

This author has not been identified. Look up 'Y. Maruyama' in Google

E. Labonne

This author has not been identified. Look up 'E. Labonne' in Google

J. Richardson

This author has not been identified. Look up 'J. Richardson' in Google

R. Walker

This author has not been identified. Look up 'R. Walker' in Google

L. Grant

This author has not been identified. Look up 'L. Grant' in Google

R. Henderson

This author has not been identified. Look up 'R. Henderson' in Google

Fausto Borghetti

This author has not been identified. Look up 'Fausto Borghetti' in Google

David Stoppa

This author has not been identified. Look up 'David Stoppa' in Google

Edoardo Charbon

This author has not been identified. Look up 'Edoardo Charbon' in Google