G. Ghidini, A. Garavaglia, G. Giusto, A. Ghetti, R. Bottini, D. Peschiaroli, M. Scaravaggi, F. Cazzaniga, D. Ielmini. Impact of gate stack process on conduction and reliability of 0.18 mum PMOSFET. Microelectronics Reliability, 43(8):1221-1227, 2003. [doi]
No reviews for this publication, yet.