Santosh Ghosh, Avishek Saha. Speed-area optimized FPGA implementation for Full Search Block Matching. In 25th International Conference on Computer Design, ICCD 2007, 7-10 October 2007, Lake Tahoe, CA, USA, Proceedings. pages 13-18, IEEE, 2007. [doi]
Abstract is missing.