Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS

Georges G. E. Gielen, Elie Maricau. Stochastic degradation modeling and simulation for analog integrated circuits in nanometer CMOS. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 326-331, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.