Static Timing Analysis of Asynchronous Bundled-Data Circuits

Gregoire Gimenez, Abdelkarim Cherkaoui, Guillaume Cogniard, Laurent Fesquet. Static Timing Analysis of Asynchronous Bundled-Data Circuits. In 24th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2018, Vienna, Austria, May 13-16, 2018. pages 110-118, IEEE Computer Society, 2018. [doi]

Authors

Gregoire Gimenez

This author has not been identified. Look up 'Gregoire Gimenez' in Google

Abdelkarim Cherkaoui

This author has not been identified. Look up 'Abdelkarim Cherkaoui' in Google

Guillaume Cogniard

This author has not been identified. Look up 'Guillaume Cogniard' in Google

Laurent Fesquet

This author has not been identified. Look up 'Laurent Fesquet' in Google