Interface timing verification with delay correlation using constraint logic programming - researchr publication

researchr

You are not signed in
Sign in
Sign up

Pierre Girodias, Eduard Cerny. Interface timing verification with delay correlation using constraint logic programming. In European Design and Test Conference (ED&TC 97), Paris, France, 17-20 March 1997. pages 12-19, IEEE, 1997. [doi]

Abstract is missing.

runs on WebDSL