Verilog-a modeling of Silicon Photo-Multipliers - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Gianluca Giustolisi, Gaetano Palumbo, Paolo Finocchiaro, Alfio Pappalardo. Verilog-a modeling of Silicon Photo-Multipliers. In IEEE International Symposium on Circuits and Systems, ISCAS 2016, Montréal, QC, Canada, May 22-25, 2016. pages 1270-1273, IEEE, 2016. [doi]

This author has not been identified. Look up 'Gianluca Giustolisi' in GoogleThis author has not been identified. Look up 'Gaetano Palumbo' in GoogleThis author has not been identified. Look up 'Paolo Finocchiaro' in GoogleThis author has not been identified. Look up 'Alfio Pappalardo' in Google

runs on WebDSL