Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Sandeep Kumar Goel, Saman Adham, Min-Jer Wang, Ji-Jan Chen, Tze-Chiang Huang, Ashok Mehta, Frank Lee, Vivek Chickermane, Brion L. Keller, Thomas Valind, Subhasish Mukherjee, Navdeep Sood, Jeongho Cho, Hayden Hyungdong Lee, Jungi Choi, Sangdoo Kim. Test and debug strategy for TSMC CoWoS™ stacking process based heterogeneous 3D IC: A silicon case study. In 2013 IEEE International Test Conference, ITC 2013, Anaheim, CA, USA, September 6-13, 2013. pages 1-10, IEEE Computer Society, 2013. [doi]

This author has not been identified. Look up 'Sandeep Kumar Goel' in GoogleThis author has not been identified. Look up 'Saman Adham' in GoogleThis author has not been identified. Look up 'Min-Jer Wang' in GoogleThis author has not been identified. Look up 'Ji-Jan Chen' in GoogleThis author has not been identified. Look up 'Tze-Chiang Huang' in GoogleThis author has not been identified. Look up 'Ashok Mehta' in GoogleThis author has not been identified. Look up 'Frank Lee' in GoogleThis author has not been identified. Look up 'Vivek Chickermane' in GoogleThis author has not been identified. Look up 'Brion L. Keller' in GoogleThis author has not been identified. Look up 'Thomas Valind' in GoogleThis author has not been identified. Look up 'Subhasish Mukherjee' in GoogleThis author has not been identified. Look up 'Navdeep Sood' in GoogleThis author has not been identified. Look up 'Jeongho Cho' in GoogleThis author has not been identified. Look up 'Hayden Hyungdong Lee' in GoogleThis author has not been identified. Look up 'Jungi Choi' in GoogleThis author has not been identified. Look up 'Sangdoo Kim' in Google

runs on WebDSL