Jih Ren Goh, Yen-Long Lee, Soon-Jyh Chang. A dual-edge sampling CES delay-locked loop based clock and data recovery circuits. In VLSI Design, Automation and Test, VLSI-DAT 2015, Hsinchu, Taiwan, April 27-29, 2015. pages 1-4, IEEE, 2015. [doi]
No references recorded for this publication.
No citations of this publication recorded.