Standard CMOS Implementation of a Multiple-Valued Logic Signed-Digit Adder Based on Negative Differential-Resistance Devices

Alejandro F. González, Mayukh Bhattacharya, Shriram Kulkarni, Pinaki Mazumder. Standard CMOS Implementation of a Multiple-Valued Logic Signed-Digit Adder Based on Negative Differential-Resistance Devices. In ISMVL. pages 323, 2000. [doi]

Authors

Alejandro F. González

This author has not been identified. Look up 'Alejandro F. González' in Google

Mayukh Bhattacharya

This author has not been identified. Look up 'Mayukh Bhattacharya' in Google

Shriram Kulkarni

This author has not been identified. Look up 'Shriram Kulkarni' in Google

Pinaki Mazumder

This author has not been identified. Look up 'Pinaki Mazumder' in Google