Combinational equivalence checking for threshold logic circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Tejaswi Gowda, Sarma B. K. Vrudhula, Goran Konjevod. Combinational equivalence checking for threshold logic circuits. In Hai Zhou, Enrico Macii, Zhiyuan Yan, Yehia Massoud, editors, Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, Stresa, Lago Maggiore, Italy, March 11-13, 2007. pages 102-107, ACM, 2007. [doi]

This author has not been identified. Look up 'Tejaswi Gowda' in GoogleThis author has not been identified. Look up 'Sarma B. K. Vrudhula' in GoogleThis author has not been identified. Look up 'Goran Konjevod' in Google

runs on WebDSL