Dynamic single phase logic with self-timed stages for power reduction in pipeline circuit designs - researchr publication

researchr

You are not signed in
Sign in
Sign up

Frank Grassert, Dirk Timmermann. Dynamic single phase logic with self-timed stages for power reduction in pipeline circuit designs. In International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia. pages 144-147, IEEE, 2001. [doi]

Abstract is missing.

runs on WebDSL