Energy-aware loops mapping on multi-vdd CGRAs without performance degradation - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jiangyuan Gu, Shouyi Yin, Leibo Liu, Shaojun Wei. Energy-aware loops mapping on multi-vdd CGRAs without performance degradation. In 22nd Asia and South Pacific Design Automation Conference, ASP-DAC 2017, Chiba, Japan, January 16-19, 2017. pages 312-317, IEEE, 2017. [doi]

This author has not been identified. Look up 'Jiangyuan Gu' in GoogleThis author has not been identified. Look up 'Shouyi Yin' in GoogleThis author has not been identified. Look up 'Leibo Liu' in GoogleThis author has not been identified. Look up 'Shaojun Wei' in Google

runs on WebDSL