Jiangyuan Gu, Shouyi Yin, Leibo Liu, Shaojun Wei. Energy-aware loops mapping on multi-vdd CGRAs without performance degradation. In 22nd Asia and South Pacific Design Automation Conference, ASP-DAC 2017, Chiba, Japan, January 16-19, 2017. pages 312-317, IEEE, 2017. [doi]
No references recorded for this publication.
No citations of this publication recorded.