Andre Guntoro, Manfred Glesner. Low-latency VLSI architecture of a 3-input floating-point adder. In IEEE Asia Pacific Conference on Circuits and Systems, APCCAS 2008, Macao, China, November 30 2008 - December 3, 2008. pages 180-183, IEEE, 2008. [doi]
Abstract is missing.