RapidStream: Parallel Physical Implementation of FPGA HLS Designs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Licheng Guo, Pongstorn Maidee, Yun Zhou, Chris Lavin 0001, Jie Wang 0022, Yuze Chi, Weikang Qiao, Alireza Kaviani, Zhiru Zhang, Jason Cong. RapidStream: Parallel Physical Implementation of FPGA HLS Designs. In Michael Adler, Paolo Ienne, editors, FPGA '22: The 2022 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, Virtual Event, USA, 27 February 2022 - 1 March 2022. pages 1-12, ACM, 2022. [doi]

This author has not been identified. Look up 'Licheng Guo' in GoogleThis author has not been identified. Look up 'Pongstorn Maidee' in GoogleThis author has not been identified. Look up 'Yun Zhou' in GoogleThis author has not been identified. Look up 'Chris Lavin 0001' in GoogleThis author has not been identified. Look up 'Jie Wang 0022' in GoogleThis author has not been identified. Look up 'Yuze Chi' in GoogleThis author has not been identified. Look up 'Weikang Qiao' in GoogleThis author has not been identified. Look up 'Alireza Kaviani' in GoogleThis author has not been identified. Look up 'Zhiru Zhang' in GoogleThis author has not been identified. Look up 'Jason Cong' in Google

runs on WebDSL