An Algorithm for Nano-Pipelining of Circuits and Architectures for a Nanotechnology

Pallav Gupta, Niraj K. Jha. An Algorithm for Nano-Pipelining of Circuits and Architectures for a Nanotechnology. In 2004 Design, Automation and Test in Europe Conference and Exposition (DATE 2004), 16-20 February 2004, Paris, France. pages 974-979, IEEE Computer Society, 2004. [doi]

Abstract

Abstract is missing.