45nm Bit-Interleaving Differential 10T Low Leakage FinFET Based SRAM with Column-Wise Write Access Control

Vishal Gupta, Saurabh Khandelwal, Jimson Mathew, Marco Ottavi. 45nm Bit-Interleaving Differential 10T Low Leakage FinFET Based SRAM with Column-Wise Write Access Control. In 2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, DFT 2018, Chicago, IL, USA, October 8-10, 2018. pages 1-6, IEEE Computer Society, 2018. [doi]

Authors

Vishal Gupta

This author has not been identified. Look up 'Vishal Gupta' in Google

Saurabh Khandelwal

This author has not been identified. Look up 'Saurabh Khandelwal' in Google

Jimson Mathew

This author has not been identified. Look up 'Jimson Mathew' in Google

Marco Ottavi

This author has not been identified. Look up 'Marco Ottavi' in Google