A sub-2W 10GBase-T analog front-end in 40nm CMOS process

Tarun Gupta, Frank Yang, Dong Wang, Ali Tabatabaei, Ramesh Singh, Hesam Amir Aslanzadeh, Alireza Khalili, Saurabh Vats, Susan Arno, Sean Campeau. A sub-2W 10GBase-T analog front-end in 40nm CMOS process. In 2012 IEEE International Solid-State Circuits Conference, ISSCC 2012, San Francisco, CA, USA, February 19-23, 2012. pages 410-412, IEEE, 2012. [doi]

Authors

Tarun Gupta

This author has not been identified. Look up 'Tarun Gupta' in Google

Frank Yang

This author has not been identified. Look up 'Frank Yang' in Google

Dong Wang

This author has not been identified. Look up 'Dong Wang' in Google

Ali Tabatabaei

This author has not been identified. Look up 'Ali Tabatabaei' in Google

Ramesh Singh

This author has not been identified. Look up 'Ramesh Singh' in Google

Hesam Amir Aslanzadeh

This author has not been identified. Look up 'Hesam Amir Aslanzadeh' in Google

Alireza Khalili

This author has not been identified. Look up 'Alireza Khalili' in Google

Saurabh Vats

This author has not been identified. Look up 'Saurabh Vats' in Google

Susan Arno

This author has not been identified. Look up 'Susan Arno' in Google

Sean Campeau

This author has not been identified. Look up 'Sean Campeau' in Google