The following publications are possibly variants of this publication:
- A sub-2W 39.8-to-44.6Gb/s transmitter and receiver chipset with SFI-5.2 interface in 40nm CMOSBharath Raghavan, Delong Cui, Ullas Singh, Hassan Maarefi, Dave Pi, Anand Vasani, Zhi Huang, Afshin Momtaz, Jun Cao. isscc 2013: 32-33 [doi]
- 8.5 A sub-1.75W full-duplex 10GBASE-T transceiver in 40nm CMOSJan R. Westra, Jan Mulder, Yi Ke, Davide Vecchi, Xiaodong Liu, Erol Arslan, Jiansong Wan, Qiongna Zhang, Sijia Wang, Frank M. L. van der Goes, Klaas Bult. isscc 2014: 146-147 [doi]
- Design considerations for low-power analog front ends in full-duplex 10GBASE-T transceiversJan R. Westra, Jan Mulder, Yi Ke, Davide Vecchi, Xiaodong Liu, Erol Arslan, Jiansong Wan, Qiongna Zhang, Sijia Wang, Frank M. L. van der Goes, Klaas Bult. cicc 2014: 1-8 [doi]
- Optical Receiver Front-End for 50G PON in 40nm CMOSNianquan Ran, Jia Li, Shuaizhe Ma, Yuye Yang, Wanqing Zhao, Hao Li, Dan Li 0011. icta3 2022: 5-6 [doi]