Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits

José Pineda de Gyvez, Hans Tuinhout. Threshold voltage mismatch and intra-die leakage current in digital CMOS circuits. J. Solid-State Circuits, 39(1):157-168, 2004. [doi]

Abstract

Abstract is missing.