Interface socket design methodology to generate embedded DRAM macros - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ryo Haga, Tetsuya Kaneko, Atsushi Nakayama, Shinji Miyano, Hiroyuki Takenaka, Kenji Numata, Hiroyuki Koinuma, Takehiko Hojo, Akikuni Sato, Toshiyuki Kouchi, Kenichiro Mimoto, Masaaki Tazawa, Tsutomu Ohkubo, Takanori Andou, Tetsuya Amano. Interface socket design methodology to generate embedded DRAM macros. In Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, CICC 2001, San Diego, CA, USA, May 6-9, 2001. pages 537-540, IEEE, 2001. [doi]

This author has not been identified. Look up 'Ryo Haga' in GoogleThis author has not been identified. Look up 'Tetsuya Kaneko' in GoogleThis author has not been identified. Look up 'Atsushi Nakayama' in GoogleThis author has not been identified. Look up 'Shinji Miyano' in GoogleThis author has not been identified. Look up 'Hiroyuki Takenaka' in GoogleThis author has not been identified. Look up 'Kenji Numata' in GoogleThis author has not been identified. Look up 'Hiroyuki Koinuma' in GoogleThis author has not been identified. Look up 'Takehiko Hojo' in GoogleThis author has not been identified. Look up 'Akikuni Sato' in GoogleThis author has not been identified. Look up 'Toshiyuki Kouchi' in GoogleThis author has not been identified. Look up 'Kenichiro Mimoto' in GoogleThis author has not been identified. Look up 'Masaaki Tazawa' in GoogleThis author has not been identified. Look up 'Tsutomu Ohkubo' in GoogleThis author has not been identified. Look up 'Takanori Andou' in GoogleThis author has not been identified. Look up 'Tetsuya Amano' in Google

runs on WebDSL