Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors

Ibrahim N. Hajj, George D. Stamoulis, Nikolaos Bellas, Constantine D. Polychronopoulos. Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors. In Anantha Chandrakasan, Sayfe Kiaei, editors, Proceedings of the 1998 International Symposium on Low Power Electronics and Design, 1998, Monterey, California, USA, August 10-12, 1998. pages 70-75, ACM, 1998. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.