High-speed clock recovery for low-cost FPGAs

István Haller, Zoltan Francisc Baruch. High-speed clock recovery for low-cost FPGAs. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010. pages 610-613, IEEE, 2010. [doi]

Abstract

Abstract is missing.