Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores

Fazal Hameed, Lars Bauer, Jörg Henkel. Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 77-82, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

Authors

Fazal Hameed

This author has not been identified. Look up 'Fazal Hameed' in Google

Lars Bauer

This author has not been identified. Look up 'Lars Bauer' in Google

Jörg Henkel

This author has not been identified. Look up 'Jörg Henkel' in Google