Fazal Hameed, Lars Bauer, Jörg Henkel. Adaptive cache management for a combined SRAM and DRAM cache hierarchy for multi-cores. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 77-82, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]
Abstract is missing.