Design of Error-Resilient Logic Gates with Reinforcement Using Implications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Xijing Han, Marco Donato, R. Iris Bahar, Alexander Zaslavsky, William R. Patterson. Design of Error-Resilient Logic Gates with Reinforcement Using Implications. In Ayse Kivilcim Coskun, Martin Margala, Laleh Behjat, Jie Han, editors, Proceedings of the 26th edition on Great Lakes Symposium on VLSI, GLVLSI 2016, Boston, MA, USA, May 18-20, 2016. pages 191-196, ACM, 2016. [doi]

This author has not been identified. Look up 'Xijing Han' in GoogleThis author has not been identified. Look up 'Marco Donato' in GoogleThis author has not been identified. Look up 'R. Iris Bahar' in GoogleThis author has not been identified. Look up 'Alexander Zaslavsky' in GoogleThis author has not been identified. Look up 'William R. Patterson' in Google

runs on WebDSL