Simplifying Clock Gating Logic by Matching Factored Forms

Inhak Han, Youngsoo Shin. Simplifying Clock Gating Logic by Matching Factored Forms. IEEE Trans. VLSI Syst., 22(6):1338-1349, 2014. [doi]

Abstract

Abstract is missing.