15.3 A 3nm FinFET 4.3GHz 21.1Mb/mm2 Double-Pumping 1-Read and 1-Write Pseudo-2-Port SRAM with Folded-Bitline Multi-Bank Architecture - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Masaru Haraguchi, Yorinobu Fujino, Yoshisato Yokoyama, Ming-Hung Chang, Yu-Hao Hsu, Hong-Chen Cheng, Koji Nii, Yih Wang, Tsung-Yung Jonathan Chang. 15.3 A 3nm FinFET 4.3GHz 21.1Mb/mm2 Double-Pumping 1-Read and 1-Write Pseudo-2-Port SRAM with Folded-Bitline Multi-Bank Architecture. In IEEE International Solid-State Circuits Conference, ISSCC 2024, San Francisco, CA, USA, February 18-22, 2024. pages 280-282, IEEE, 2024. [doi]

This author has not been identified. Look up 'Masaru Haraguchi' in GoogleThis author has not been identified. Look up 'Yorinobu Fujino' in GoogleThis author has not been identified. Look up 'Yoshisato Yokoyama' in GoogleThis author has not been identified. Look up 'Ming-Hung Chang' in GoogleThis author has not been identified. Look up 'Yu-Hao Hsu' in GoogleThis author has not been identified. Look up 'Hong-Chen Cheng' in GoogleThis author has not been identified. Look up 'Koji Nii' in GoogleThis author has not been identified. Look up 'Yih Wang' in GoogleThis author has not been identified. Look up 'Tsung-Yung Jonathan Chang' in Google

runs on WebDSL