FPGA implementation of a Cholesky algorithm for a shared-memory multiprocessor architecture

Satchidanand G. Haridas, Sotirios G. Ziavras. FPGA implementation of a Cholesky algorithm for a shared-memory multiprocessor architecture. IJPEDS, 19(4):211-226, 2004. [doi]

Authors

Satchidanand G. Haridas

This author has not been identified. Look up 'Satchidanand G. Haridas' in Google

Sotirios G. Ziavras

This author has not been identified. Look up 'Sotirios G. Ziavras' in Google