FPGA implementation of a Cholesky algorithm for a shared-memory multiprocessor architecture

Satchidanand G. Haridas, Sotirios G. Ziavras. FPGA implementation of a Cholesky algorithm for a shared-memory multiprocessor architecture. IJPEDS, 19(4):211-226, 2004. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.