Masashi Hashimoto. Adder Merged DRAM Architecture. In 10th IEEE International Workshop on Memory Technology, Design, and Testing (MTDT 2002), 10-12 July 2002, Isle of Bendor, France. pages 88-94, IEEE Computer Society, 2002. [doi]
Abstract is missing.