An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising

Nobuho Hashimoto, Shinya Takamaeda-Yamazaki. An FPGA-Based Fully Pipelined Bilateral Grid for Real-Time Image Denoising. In 31st International Conference on Field-Programmable Logic and Applications, FPL 2021, Dresden, Germany, August 30 - Sept. 3, 2021. pages 167-173, IEEE, 2021. [doi]

Abstract

Abstract is missing.