Zhiyong He, Sébastien Roy, Paul Fortier. Encoder architecture with throughput over 10 Gbit/sec for quasi-cyclic LDPC codes. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]
Abstract is missing.